Improvement of Operation Speed of LR-Biased

I. INTRODUCTION
A SINGLE-FLUX quantum (SFQ) circuit can operate at a high clock frequency with ultralow power consumption [1] , [2] . However, if the cooling cost of the SFQ circuit-based systems is considered, the power consumption should be reduced furthermore to use the high-energy efficiency of the SFQ circuit in practical applications.
So far, several low-power superconducting circuits have been proposed and implemented [3] - [7] . The low-power superconducting circuits are divided into dc-biased and ac-biased circuits. We think the dc-biased SFQ circuits are suitable for the high-speed and flexible-circuit operation because they do not need high-frequency clock input from the room temperature electronics. In the conventional SFQ circuits, which are driven by dc bias currents, a large amount of power is consumed by onchip bias resistors statically for proper bias current distribution. Reduction in static power consumption by decreasing on-chip bias resistances and the bias voltage is effective to reduce total power consumption of the SFQ circuit. Among dc-biased superconducting circuits, the energy-efficient single flux quantum (eSFQ) and the energy-efficient RSFQ (ERSFQ) circuits do not need on-chip bias resistors and thus zero static power operation is possible [3] , [4] . However, the eSFQ circuit needs Josephson junction pairs in not only logic gates but also in the bias network because the superconducting phase across all Josephson junction pairs have to increase by 2π every clock cycle to keep the appropriate bias current distribution [3] . The ERSFQ circuits need an additional circuit to feed the constant bias voltage. These design restrictions might limit the flexibility of the circuit operation.
We have been studying an LR-biased SFQ circuit [8] , [9] , where the dc bias currents are supplied by small bias resistors and the low-bias voltage. The LR-biased SFQ circuit can be implemented by simply replacing the bias circuit of the conventional SFQ circuits. Therefore, all circuits that are implemented by the conventional SFQ circuit can be designed using the LRbiased circuit. However, the operating speed of the LR-biased SFQ circuit is limited by the bias current recovery time determined by the LR time constant of the bias circuit [9] . The tradeoff between the low-power characteristic and the operating speed of the LR-biased SFQ circuit has been discussed [10] .
In this study, we propose a new LR-biased SFQ circuit that has a dynamic resetting mechanism of the bias current to improve the operation speed. We investigate bias current recovery time of the newly proposed LR-biased SFQ circuit on the basis of analog circuit simulation. The experimental results of a Josephson transmission line (JTL) and a shift register (SR) designed by using the proposed biasing scheme are shown.
II. LR-BIASED SFQ CIRCUIT WITH DYNAMIC
RESETTING MECHANISM Fig. 1 shows an equivalent circuit and the simulation result of the conventional LR-biased JTL driven by the bias voltage of 0.2 mV. A bias current is supplied to the JTL by a low-bias voltage V b , a small bias resistor R b , and a large inductor L b . The static power consumption of the simulated JTL is reduced by 92% compared to conventional SFQ circuit driven by the 2.5-mV bias voltage [11] . After the SFQ pulse propagates, the bias current decreases by switching of the Josephson junction due to the low-bias voltage. The bias current returns to the initial current value with the time constant of L b /R b . Because the following SFQ pulse input is not acceptable before the bias current recovering, the operating speed of the LR-biased [10] . Assuming the bias current recovery time as time required to return to the 90% of the initial bias current value, the bias current recovery time of the simulated LR-biased JTL is 40.3 ps. Fig. 2(a) shows an equivalent circuit of the proposed LR-biased JTL that has a dynamic resetting mechanism. The JTL has an additional loop composed of a small resistor R loop and a small Josephson junction J loop . When the SFQ signal is input to the JTL, the SFQ signal is split and output to the output port and input to the additional loop. The input SFQ signal, which is input to the additional loop, is released from the loop by switching of J loop and the bias current I b returns to its initial value dynamically. The Josephson junction with the small critical current is used in the additional loop, though the critical currents of the Josephson junction larger than 100 μA are usually used in the SFQ circuit to avoid the logical errors caused by thermal noises. However, the Josephson junction J loop is used for releasing the stored flux quantum from the circuit and is not related to the logical operation of the SFQ circuit. Therefore, the use of the small Josephson junction does not result in the logical error of the LR-biased SFQ circuit. Fig. 2(b) shows the simulated input-output characteristics of the JTL and the bias current recovery process after the SFQ pulse propagation. In the simulation shown in Fig. 2(b) , the bias current recovery time is 27.5 ps.
Because the total amount of bias current of the proposed LR-biased circuit increases by the additional loop, static power consumption of the JTL shown in Fig. 2 by approximately 10% compared to that of the conventional LR-biased JTL. In order to fairly compare the bias recovery time of conventional and proposed LR-biased circuits, we evaluate the bias current recovery time of the both circuits as a function of static power consumption of the JTL on the basis of analog circuit simulation. Fig. 3 shows the dependencies of the bias current recovery time of the JTL on the static power consumption. As shown in Fig. 3 , the bias current recovery time of the proposed LR-biased circuit is shorter than that of the conventional LR-biased circuit by 10-20%.
III. CIRCUIT DESIGN AND MEASUREMENTS
We have designed a 10-stage JTL with the proposed LRbiasing scheme using the Advanced Industrial Science and Technology (AIST) 10 kA/cm 2 Nb advanced process [12] , [13] . The designed bias voltage of the JTL is 0.125 mV, which is 1/20 of the typical bias voltage of the conventional SFQ circuit [10] . Fig. 4 shows the microphotograph of the implemented JTL. The wide and short resistor layers are used to implement 0.05 Ω resistors in the additional loop. The circuit area of the JTL is larger than that of the conventional LR-biased circuit by approximately 50% because of use of the small resistors. We believe that the circuit area can be reduced by using the advanced circuit fabrication process that has a resistance layer with low resistivity [14] . Fig. 5 shows a measurement result of the 10-stage JTL. We confirmed the correct operation of the 10-stage JTL at the frequency of 70.4 GHz by the high-speed test. The measured bias margin was ±29.4% independent of the operating frequency. We also designed an 8-bit concurrent-flow SR using the proposed LR-biased SFQ circuit and the AIST 2.5 kA/cm 2 Nb standard process 2 [15] . Fig. 6 shows an equivalent circuit of the 1-bit SR cell. The 8-bit SR was designed by using eight SR cells. The designed bias voltage of the 8-bit SR is 0.25 mV. Analog circuit simulation shows the maximum operating frequency of the 8-bit SR is 20 GHz, which is higher than the conventional LR-biased SR driven by the same bias voltage by approximately 30%. Fig. 7 shows a mask layout of the 1-bit SR cell designed by using the proposed biasing scheme. The designed 8-bit SR contains 96 Josephson junctions. We employed the on-chip high-speed test method [16] to confirm the high-speed operation. Fig. 8 shows a mask layout of the test circuit. In this test circuit, the conventionally biased 8-bit SFQ clock generator and 8-bit SR are implemented. Fig. 9 shows a measured waveform of the 8-bit SR. After inputting the 8-bit data to the conventionally biased 8-bit SR for input using low-frequency clock inputs (Lf_clk_in), the 8-bit clock generator is triggered by the "Hf_clk_trig" Fig. 8 . Layout of the test circuit of the 8-bit SR using proposed technique and whole measurement circuits. Fig. 9 . Measurement waveform of 8-bit SR using proposed technique. The "Hf_clk_trig" is trigger signal for the 8-bit clock generator. 
IV. CONCLUSION
We proposed a new biasing scheme for the LR-biased low-power SFQ circuit to improve the operating speed. The bias current is dynamically recovered after circuit operation by switching of the Josephson junction that releases the magnetic flux quantum from the bias circuit. The simulation results show that the bias current recovery time of the LR-biased SFQ circuits is improved by 10-20% by introducing the new biasing scheme. We have designed the 10-stage JTL and the 8-bit SR that employ the proposed biasing scheme. We have experimentally confirmed correct high-speed operation of the 10-stage JTL and the 8-bit SR by the on-chip high-speed test.
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